C.U.SHAH UNIVERSITY Winter Examination-2015

Subject Name : Computer Organization and Architecture

	Subject (Code:4TE04COA1	Branch: B.Tech (Com	puter Engineering)	
	Semester Instructio	Date : 20/11/2015 Date : 20/11/2015	Time : 2.30 To 5.30	Marks: 70	
	(1) U (2) I (3) I (4) A	Jse of Programmable calculator nstructions written on main answ Draw neat diagrams and figures (Assume suitable data if needed.	& any other electronic instru- ver book are strictly to be of (if necessary) at right place	rument is prohibited. beyed. s.	
Q-1	a)	Attempt the following question Define following terms : i) computer organization, ii) computer organization, ii) computer organization, ii) computer organization, iii) computer organization, iiii) computer organization, iiii) computer organization, iiii)	ons: omputer Architecture, iii) In	struction cycle, iv)	(08)
	b)	Machine cycle, v) Register Tra viii) Micro operation The return address from the int a) System heap	nster Language, v1) Assem errupt-service routine is sto	bler, v11) Interrupt,	(01)
	c)	 b) Processor register c) Processor stack d) Memory The addressing mode which matching 	akes use of in-direction poi	nters is	(01)
	,	 a) Indirect addressing mode b) Index addressing mode c) Relative addressing mode d) Offset addressing mode 	1		(01)
	d)	An 24 bit address generates an a) 1024 b) 4096 c) 2 ^ 48	address space of lo	cations.	(01)
	e)	 a) 16,777,216 The addressing mode, where yet a) Immediate b) Direct c) Definite d) Relative 	ou directly specify the oper	and value is	(01)
	f)	 Which interrupt is unmaskable a) RST 5.5 b) RST 7.5 c) TRAP d) Both a and b 	?		(01)

Page 1 || 2



	g)	 The purpose of the ORIGIN directive is, a) To indicate the starting position in memory, where the program block is to be stored b) To indicate the starting of the computation code c) To indicate the purpose of the code d) To list the locations of all the registers used 	(01)
Atten	npt any f	four questions from Q-2 to Q-8	
Q-2	(a) (b)	Attempt all questions Explain instruction cycle with flow chart. Explain general register organization.	(14)
Q-3	(a) (b) (c)	Attempt all questions Explain Memory-Reference Instructions. Explain MRI and Non-MRI with Example. Draw and explain 4-bit Binary adder-subtractor.	(05) (05) (04)
Q-4	(a) (b)	Attempt all questions Explain stack with its respective operations. Design and Explain common bus system with multiplexer.	(14)
Q-5	(a) (b)	Attempt all questions Explain overlapped register windows. Explain Booth algorithm for multiplication operation.	(14)
Q-6 Q-7	(a) (b) (c)	Attempt all questions Explain computer hardware configuration. Compare RISC Vs. CISC Explain Four-segment CPU pipeline. Attempt all questions Draw and explain flow chart of first pass assembler	(05) (05) (05) (14)
Q-8	(a) (b)	Explain the design of accumulator logic. Attempt all questions Write short note on vector processing	(05)
	(a) (b) (c)	Write short note on parallel processing. Write short note on Instruction pipelining.	(05) (05) (04)



Page 2 || 2